

Sound Processors for AV Receiver Systems

7.1ch Sound Processor with Built-in Micro-step Volume

BD34705KS2

General description

The BD34705KS2 is an 8ch independent volume system. The system is designed to allow 7.1ch surround system application. It is improvement that sound quality more than the conventional products. Micro-step volume can reduce the switching pop noise during volume attenuation, so a high quality audio system could be achieved. 8ch triple input selectors for zone 3 and multi channel input enable the connection with a number of sources.

Features

- 8ch input selectors (It is extendable to up to 14 by other functions and exclusion)
- Micro-step volume can reduce the switching pop noise during volume attenuation.
- Zone 3 is supported.
- Built-in 2ch Volume for ZONE output
- 2-wire serial bus control, corresponding to 3.3/5V.

Applications

 Suitable for the AV receiver, home theater system, etc.

Typical Application Circuit

Key Specifications

- Total harmonic distortion:
- Maximum output voltage:
- Output noise voltage:
- Residual output noise voltage:Cross-talk between channels:

1.2µVrms(Typ.) 1.0µVrms(Typ.)

0.0004%(Typ.)

4.2Vrms(Typ.)

- -105dB(Typ.) -105dB(Typ.)
- Cross-talk between selectors:

Package

SQFP-T64

W(Typ.) x D(Typ.) x H(Max.) 14.00mm x 14.00mm x 1.50mm



SQFP-T64



Figure 1. Application Circuit

OProduct structure : Silicon monolithic integrated circuit OThis product is not designed protection against radioactive rays

Pin Configuration



Figure 2. Pin Configuration

Description of terminal

Terminal Number	Symbol	Function	Terminal Number	Symbol	Function
1	DA	Data and latch input terminal	33	GND	Analog ground terminal
2	CL	Clock input terminal	34	INL6	Lch input terminal 6
3	VCC	Positive power supply terminal	35	INR6	Rch input terminal 6
4	DGND	Digital ground terminal	36	INL5	Lch input terminal 5
5	VEE1	Negative power supply terminal 1	37	INR5	Rch input terminal 5
6	NC	No connect	38	INL4	Lch input terminal 4
7	VEE2	Negative power supply terminal 2	39	INR4	Rch input terminal 4
8	OUTFR	FRch Output terminal	40	INL3	Lch input terminal 3
9	OUTFL	FLch Output terminal	41	INR3	Rch input terminal 3
10	OUTSW	SWch Output terminal	42	INL2	Lch input terminal 2
11	OUTC	Cch Output terminal	43	INR2	Rch input terminal 2
12	OUTSR	SRch Output terminal	44	INL1	Lch input terminal 1
13	OUTSL	SLch Output terminal	45	INR1	Rch input terminal 1
14	OUTSBR	SBRch Output terminal	46	GND	Analog ground terminal
15	OUTSBL	SBLch Output terminal	47	SBLIN	SBLch DSP input terminal
16	OUTHPR	HPRch Output terminal	48	SBRLIN	SBRch DSP input terminal
17	OUTHPL	HPLch Output terminal	49	SLIN	SLch DSP input terminal
18	GND	Analog ground terminal	50	SRIN	SRch DSP input terminal
19	GND	Analog ground terminal	51	CIN	Cch DSP input terminal
20	GND	Analog ground terminal	52	SWIN	SWch DSP input terminal
21	GND	Analog ground terminal	53	FLIN	FLch DSP input terminal
22	GND	Analog ground terminal	54	FRIN	FRch DSP input terminal
23	GND	Analog ground terminal	55	GND	Analog ground terminal
24	SUBL	Lch SUB Output terminal	56	ADCL	Lch ADC Output terminal
25	SUBR	Rch SUB Output terminal	57	ADCR	Rch ADC Output terminal
26	RECL	Lch REC Output terminal	58	GND	Analog ground terminal
27	RECR	Rch REC Output terminal	59	GND	Analog ground terminal
28	GND	Analog ground terminal	60	GND	Analog ground terminal
29	INL8	Lch input terminal 8	61	GND	Analog ground terminal
30	INR8	Rch input terminal 8	62	GND	Analog ground terminal
31	INL7	Lch input terminal 7	63	GND	Analog ground terminal
32	INR7	Rch input terminal 7	64	CHIP	Chip select terminal

Block Diagram



Figure 3. Block Diagram

Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Positive power supply	VCC	+7.75 ^(Note1)	V
Negative power supply	VEE	-7.75 ^(Note1)	V
Power dissipation	Pd	1.50 ^(Note2)	W
Input voltage	Vin	VEE-0.2 to VCC+0.2	V
Operating temperature	Topr	-40 to +85 ^(Note3)	°C
Storage temperature	Tstg	-55 to +150	°C

(Note1) The maximum voltage that can be applied based on GND.

(Note2) Derating at 12.0mW/°C for operating above Ta≥25°C (mounted on 70×70×1.6mm ROHM standard board)

(Note3) If it is within the operation voltage range, circuit functions operation is guaranteed within operation temp.

Caution: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

Operating Condition

Item	Symbol	Rating	Unit
Positive power supply	VCC	+6.5 to +7.5 ^(Note4,5)	V
Negative power supply	VEE	-6.5 to -7.5 ^(Note4,5)	V
(Note4) Applying voltage based on G	ND.		

(Note4) Applying voltage based on GND.(Note5) Within the operating temperature

Within the operating temperature range, basic circuit function and operation are guaranteed within this operation voltage range. But please confirm the setting of the constants, temperature, etc. Please take note that electrical characteristics other than defined values cannot be guaranteed, however original function will retain.

Electrical characteristic

Unless otherwise specified, Ta=25°C, VCC=7V, VEE=-7V, f=1kHz, Vin=1Vrms, RL=10kΩ, Stereo input selector(MAIN, SUB1, SUB2)=IN1, Mode selector(FL, FRch)=MAIN, Mode selector(SW, C, SL, SRch)=MULTI, Mode selector(SBL, SBRch)=MULTI, SB OUTSEL=SB, Input Att=0dB, Input gain=0dB, Volume=0dB.

	ltore	Currential		Limit		1.1	Conditions
	Item	Symbol	Min.	Тур.	Max.	Unit	Conditions
	Positive circuit current	lqp	-	32	45	mA	No signal
	Negative circuit current	lqn	-45	-32	-	mA	No signal
	Output voltage gain	Gv	-1.5	0	1.5	dB	8 to 15pin output
	Channel balance	СВ	-0.5	0	0.5	dB	C Channel reference, 8 to 15pin output
	Total harmonic distortion	THD	-	0.0004	0.02	%	BW=400 to 30kHz 8 to 15pin output
TOTAL	Maximum output voltage	Vom	3.8	4.2	-	Vrms	THD=1%, VOLUME=+10dB 8 to 15pin output
	Output noise voltage *	Vno	-	1.2	10	μVrms	Rg=0Ω, BW=IHF-A 8 to 15pin output
	Residual output noise voltage *	Vnor	-	1	8	μVrms	Volume=Mute, Rg=0Ω, BW=IHF-A 8 to 15pin output
	Cross-talk between channels *	СТ	-	-105	-80	dB	Rg=0Ω, BW=IHF-A 8, 9pin output
	Cross-talk between selectors *	CS	-	-105	-80	dB	Rg=0Ω, BW=IHF-A 8, 9pin output
	Input impedance	Rin	32	47	62	kΩ	24 to 27, 29 to 32 34 to 35, 47 to 54 pin input
VOLUME	Maximum attenuation *	ATTmax	-	-115	-100	dB	Volume=Mute, BW=IHF-A
REC OUT	Total harmonic distortion	THDR	-	0.0005	0.02	%	BW=400 to 30kHz, RL=6.8kΩ 24 to 27pin output
HPOUT	Output impedance	Ron	520	800	1080	Ω	16,17pin output

%VP-9690(Average detection value, effective value display) filter by Panasonic is used for * measurement.

Typical Performance Curve(s) (Reference data)



Volume Gain[dB]



Frequency[Hz]



-30 ТП -32 -34 -36 -38 -40 -42 -44 -46 -48 Ħ -50 -52 ~~ -54 -56 -58 -60 -62 -64 -66 1000 10000 100000 10 100 Frequency[Hz]



Volume Gain[dB]



Figure 8. Volume Gain vs. Input Frequency (-64dB to -95 dB setting)

Figure 9. THD + N vs. Input Voltage

(Note) The measurement results of Figure 4 to Figure 8 used by 80kHz LPF.

Specifications for Control Signal

(1) Timing of control signal

Data is read at the rising edge of clock.

Latch is read at the falling edge of clock. Data on the latest 16bit is taken inside the IC. Ensure to set DA and CL to LOW after Latch.

1byte=16bit





Item	Symbol			Unit	
item	Symbol	Min.	Тур.	Max.	Unit
Clock width	twc	1.0	-	-	µsec
Data width	twd	1.0	-	-	µsec
Latch width	twl	1.0	-	-	µsec
Low hold width	twh	1.0	-	-	µsec
Data setup time (DATA→CLK)	tsd	0.5	-	-	µsec
Data hold time (CLK→DATA)	thd	0.5	-	-	µsec
Latch setup time (CLK \rightarrow LATCH)	tsl	0.5	-	-	µsec
Latch hold time	thl	0.5	-	-	µsec
Latch Low setup time	ts	0.5	-	-	µsec
Latch Low hold time	th	0.5	-	-	µsec

(2) Voltage of control signal (CL, DA, CHIP)

	Conditions	Min.	Тур.	Max. (<vcc)< td=""><td>Unit</td></vcc)<>	Unit
High input voltage	Vcc=+6.5 to +7.5V	2.3	-	5.5	V
Low input voltage	Vee=-6.5 to -7.5V	0	-	1.0	V

(3) Basic Structure of Control Data ←Input Direction

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
					D	ata							Select A	Address	6

(4) Table of Control Data

←Input Direction

-input																
Select Address No.	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
0		Inpu	ut Selec	tor (MA	IN)		REC ON/OFF	0	0	SUB ON/OFF	1	0	0		0	0
1		Inpu	ut Selec	tor (SU	B1)		0	0	Inp	ut Sele	ctor (SU	B2)	0		0	1
2		Select ⁻ Rch	Mode C, S	Select Wch	Mode SL, S		Mode SBL, S		0	ļ	ADC AT	Г	0		1	0
3	Volu	me cha Select	-					Volume	e				0	Chip Select	1	1
4	0	HPOUT SEL	MSEL FRONT	MSEL C,SW	MSEL SUR	MSEL SURB	SB OUTSEL	SUB MUTE	0	0	0	0	1		0	0
6	Mode RE	Select EC	Mode SL		1			N	Volume	2			1		1	0
7	sv	A→B vitch-tin	ne	sv	B→A vitch-tin	ne	Base Clock	0	0	System Reset	0	0	1		1	1
				BD3	843FS	(6ch S	elector I	C)					*	1	0	0
	BD3841FS (9ch Selector IC)													1	0	1
	BD3812F (2ch volume IC)												*	1	1	*

BD3471KS2, BD3473KS2 and BD3474KS2 could be controlled using same serial control line.

(In case of using the serial bus as common, please set chip select as "1")

BD3843FS, BD3841FS and BD3812F could be controlled using same serial control line.

(In case of using the serial bus as common, please set chip select as "0")

All data need to be initialized every time when turning on the power supply.

(Example)

← Input direction



As for second time onwards, after turning on the power supply, sending data of any address could be changed.

(5) Chip Select Setting Table

CHIP terminal condition	D2
0 (LOW)	0
1 (HIGH)	1

BD34705KS2 can operate in combination with another by setting the CHIP terminal.

	ction & Setting	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	MUTE	0	0	0	0	0	0										
	IN1	0	0	0	0	0	1										
	IN2	0	0	0	0	1	0										
	IN3	0	0	0	0	1	1										
	IN4	0	0	0	1	0	0										
	IN5	0	0	0	1	0	1										
	IN6	0	0	0	1	1	0										
Input Selector (MAIN)	IN7	0	0	0	1	1	1										
or (N	IN8	0	0	1	0	0	0										
ecto	IN9	0	0	1	0	0	1	Rec on/off									
t Sel	IN10	0	0	1	0	1	0				Sub						
Indu	IN11	0	0	1	0	1	1				on/off						
	IN12	0	0	1	1	0	0		0	0		1	0	0	Chip Select	0	0
	IN13(REC)	0	0	1	1	0	1								Select		
	IN14(SUB)	0	0	1	1	1	0										
		0	1	0	0	0	0										
	Prohibition	:	:	:	:	:	:										
		1	1	1	1	1	1										
C E F F	OFF		1	1		1	1	0									
REC ON/OFF	ON		lanu		10 m / 1	A (N I)		1									
SUB ON/OFF	OFF		inpu	it Seleo		AIN)		Rec			0						
NON/(ON							on/off			1						
														:	: Initial	conditi	on

	ct Address No.1 nction & Setting	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1 01	MUTE	0	0	0	0	0	0	80	00	01	80	80	DI	80	02	DI	00
	IN1	0	0	0	0	0	1										
	IN2	0	0	0	0	1	0										
	IN3	0	0	0	0	1	1										
	IN4	0	0	0	1	0	0										
31)	IN5	0	0	0	1	0	1										
SUE	IN6	0	0	0	1	1	0										
tor (IN7	0	0	0	1	1	1			loou	t Color	stor (Cl	יכחו				
Input Selector (SUB1)	IN8	0	0	1	0	0	0			mpu	l Selet	ctor (Sl	JB2)				
ut S	IN9	0	0	1	0	0	1										
lnp	IN10	0	0	1	0	1	0										
	IN11	0	0	1	0	1	1										
	IN12	0	0	1	1	0	0								Chip Select	0	
		0	0	1	0	0	1	0	0					0			1
	Prohibition	:	÷	÷	÷	÷	1	0	0					0			1
		1	1	1	1	1	1										
	MUTE									0	0	0	0				
	IN1									0	0	0	1				
	IN2									0	0	1	0				
32)	IN3									0	0	1	1				
(SUI	IN4									0	1	0	0				
ctor (IN5		Innu	t Selec	tor (SI	IB1)				0	1	0	1				
Input Selector (SUB2)	IN6		mpu			551)				0	1	1	0				
ut S	IN7									0	1	1	1				
dul	IN8									1	0	0	0				
										1	0	0	1				
	Prohibition									:	÷	÷					
										1	1	1	1				

: Initial condition

Γ

Funct	tion & Setting	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
_	MUTE	0	0														
Mode Selector FL, FRch	MAIN	0	1		de												
Mode Selecto ⁻ L, FRc	MULTI	1	0		ector Wch												
••• E	SUB1	1	1				ode ector										
	MUTE			0	0		SRch		- I -								
Mode Selector C, SWch	MAIN			0	1			Sele	de ector								
Sele C, S	MULTI			1	0			SE	3L, Rch								
	SUB1			1	1			501	CII	•	ADC ATT			0	Chip	1	0
	MUTE					0	0			0	А		I	0	Select	1	0
Mode Selector SL, SRch	MAIN		ode			0	1										
Sele Sele	MULTI		ector FRch			1	0										
	SUB1				de	1	1										
ch '	MUTE				ector Wch			0	0								
Mode Selector SBL, SBRch	MULTI					Mode Selector		0	1								
Sele Sele	SUB1						SRch	1	0								
Ш	MAIN					1	1										

Funct	ion & Setting	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
ch ch	MUTE	0	0	Ма	de												
Mode Selector FL, FRch	SUB2	0	1	Sele C, S			lode										
55	MUTE			0	0		lector SRch	Мс	de								
Mode Selector C, SWch	SUB2			0	1	02,	CITCH	Sele SE	ector				_		Chip		
<u>ہ</u> ج	MUTE	Ма	do			0	0			0	, A	ADC AT	I	0	Select	1	0
Mode Selector SL, SRch	SUB2	Sele FL, F	ector		Mode	0	1										
e ja , ja	MUTE				Selector C, SWch	Μ	lode	0	0								
Mode Selector SBL, SBRch	SUB2					Se	lector SRch	0	1								

Select Address No.2 Setting Table

Funct	tion & Setting	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	MUTE										0	0	0				
	0dB										0	0	1				
L	-6dB										0	1	0				
ATT	-6.5dB	-	ode ector	-	ode ector		de ector	Mc Sele		0	0	1	1	0	Chip	1	0
ADC	-7.5dB		FRch	C, S			SRch		BRch	0	1	0	0	0	Select	I	0
	-9dB										1	0	1				
	-12dB										1	1	0				
	Prohibition										1	1	1				

: Initial condition

	Address No.3 Setting			D12	D10	D14	D10	D 0	00	70	DC		D4	50	50		D 0
Func	tion & Setting FL	D15 0	D14 0	D13 0	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
sct	FL FR	0	0	1													
Sele	SW	0	1	0	-												
Volume channel Select	C	0	1	1	-												
han	SL	1	0	0	-			V	'olume								
e cl	SR	1	0	1	-												
lum	SBL	1	1	0	-												
0>	SBR	1	1	1	-												
	MUTE	•		•		1	1	1	1	1	1	1	1				
	MOTE					1	1	1	1	1	1	1	0				
						•	•	•	•	•	•	•	•				
	Prohibition					:	:	:	:	:		:	:				
						0	1	0	0	0	0	0	1				
	+32.0dB					0	1	0	0	0	0	0	0				
	+31.5dB					0	0	1	1	1	1	1	1				
	+31.0dB					0	0	1	1	1	1	1	0				
	+30.5dB					0	0	1	1	1	1	0	1				
	+30.0dB					0	0	1	1	1	1	0	0				
	+29.5dB					0	0	1	1	1	0	1	1				
	+29.0dB					0	0	1	1	1	0	1	0				
	+28.5dB					0	0	1	1	1	0	0	1				
	+28.0dB					0	0	1	1	1	0	0	0				
	+27.5dB					0	0	1	1	0	1	1	1				
	+27.0dB					0	0	1	1	0	1	1	0	0	Chip	1	1
	+26.5dB					0	0	1	1	0	1	0	1		Select		
	+26.0dB					0	0	1	1	0	1	0	0				
Ð	+25.5dB	,	Volume	-		0	0	1	1	0	0	1	1				
Volume	+25.0dB		Channe		1	0	0	1	1	0	0	1	0				
20	+24.5dB		Select	t		0	0	1	1	0	0	0	1				
	+24.0dB					0	0	1	1	0	0	0	0				
	+23.5dB					0	0	1	0	1	1	1	1				
	+23.0dB					0	0	1	0	1	1	1	0				
	+22.5dB					0	0	1	0	1	1	0	1				
	+22.0dB					0	0	1	0	1	1	0	0				
	+21.5dB					0	0	1	0	1	0	1	1				
	+21.0dB					0	0	1	0	1	0	1	0				
	+20.5dB					0	0	1	0	1	0	0	1				
	+20.0dB					0	0	1	0	1	0	0	0				
	+19.5dB					0	0	1	0	0	1	1	1				
	+19.0dB					0	0	1	0	0	1	1	0				
	+18.5dB					0	0	1	0	0	1	0	1				
	+18.0dB					0	0	1	0	0	1	0	0				
	+17.5dB					0	0	1	0	0	0	1	1				
	+17.0dB					0	0	1	0	0	0	1	0				
	+16.5dB					0	0	1	0	0	0	0	1				
	+16.0dB					0	0	1	0	0	0	0	0				
	+15.5dB					0	0	0	1	1	1	1	1				

: Initial condition

	Address No.3 Setting	D15 D14 D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1 ano	+15.0dB		DIZ	0	0	0	1	1	1	1	0	00	02		
	+14.5dB			0	0	0	1	1	1	0	1				
	+14.0dB			0	0	0	1	1	1	0	0				
	+13.5dB			0	0	0	1	1	0	1	1				
	+13.0dB			0	0	0	1	1	0	1	0				
	+12.5dB			0	0	0	1	1	0	0	1				
	+12.0dB			0	0	0	1	1	0	0	0				
	+11.5dB			0	0	0	1	0	1	1	1				
	+11.0dB			0	0	0	1	0	1	1	0				
	+10.5dB			0	0	0	1	0	1	0	1				
	+10.0dB			0	0	0	1	0	1	0	0				
	+9.5dB			0	0	0	1	0	0	1	1				
	+9.0dB			0	0	0	1	0	0	1	0				
	+9.00B +8.5dB			0	0	0	1	0	0	0	1				
	+8.0dB			0	0	0	1	0	0	0	0				
	+7.5dB		4	0	0	0	0	1	1	1	1				
	+7.0dB		1	0	0	0	0	1	1	1	0				
	+6.5dB			0	0	0	0	1	1	0	1				
	+6.0dB			0	0	0	0	1	1	0	0				
	+5.5dB				0	0	0	1	0	1	1				
	+5.0dB			0	0	0	0	1	0	1	0				
					0	0	0		0	0	1				
	+4.5dB			0				1	-						
me	+4.0dB	Volume		0	0	0	0	1	0	0	0	_	Chip		
Volume	+3.5dB	Channel Select		0	0	0	0	0	1	1	1	0	Select	1	1
>	+3.0dB	Celect		0	0	0	0	0	1	1	0				
	+2.5dB			0	0	0	0	0	1	0	1				
	+2.0dB			0	0	0	0	0	1	0	0				
	+1.5dB			0	0	0	0	0	0	1	1				
	+1.0dB			0	0	0	0	0	0	1	0				
	+0.5dB			0	0	0	0	0	0	0	1				
	Prohibition			0	0	0	0	0	0	0	0				
	-0dB			0	0	0	0	0	0	0	0				
	-0.5dB			0	0	0	0	0	0	0	1				
	-1.0dB			0	0	0	0	0	0	1	0				
	-1.5dB			0	0	0	0	0	0	1	1				
	-2.0dB			0	0	0	0	0	1	0	0				
	-2.5dB			0	0	0	0	0	1	0	1				
	-3.0dB			0	0	0	0	0	1	1	0				
	-3.5dB		0	0	0	0	0	0	1	1	1				
	-4.0dB		U	0	0	0	0	1	0	0	0				
	-4.5dB			0	0	0	0	1	0	0	1				
	-5.0dB			0	0	0	0	1	0	1	0				
	-5.5dB			0	0	0	0	1	0	1	1				
	-6.0dB			0	0	0	0	1	1	0	0				
	-6.5dB			0	0	0	0	1	1	0	1				
	-7.0dB			0	0	0	0	1	1	1	0				
	-7.5dB			0	0	0	0	1	1	1	1	1			

	Address No.3 Setting	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
1 ano	-8.0dB	DIO	ВП	DIO	012	0	0	0	1	0	0	0	0	DU	02		
	-8.5dB					0	0	0	1	0	0	0	1				
	-9.0dB					0	0	0	1	0	0	1	0				
	-9.5dB	-				0	0	0	1	0	0	1	1				
	-10.0dB					0	0	0	1	0	1	0	0				
	-10.5dB	-				0	0	0	1	0	1	0	1				
	-11.0dB	-				0	0	0	1	0	1	1	0				
	-11.5dB					0	0	0	1	0	1	1	1				
	-12.0dB	-				0	0	0	1	1	0	0	0				
	-12.5dB					0	0	0	1	1	0	0	1				
	-13.0dB	-				0	0	0	1	1	0	1	0				
	-13.5dB	-				0	0	0	1	1		1	1				
	-13.50B -14.0dB	-				0	0	0	1	1	0	0	0				
	-14.00B					0	0	0	1	1	1	0	1				
	-14.50B -15.0dB					0	0	0	1	1	1	1	0				
	-15.5dB	-				0	0	0	1	1	1	1	1				
	-16.0dB	-				0	0	1	0	0	0	0	0				
	-16.5dB					0	0	1	0	0	0	0	1				
	-17.0dB	-				0	0	1	0	0	0	1	0				
	-17.5dB	-				0	0	1	0	0	0	1	1				
	-17.50B -18.0dB					0	0	1	0	0	1	0	0				
									0			0					
	-18.5dB					0	0	1		0	1		1				
me	-19.0dB	, N	Volume)		0	0	1	0	0	1	1	0		Chip		
Volume	-19.5dB		Channe Select		0	0	0	1	0	0	1	1	1	0	Select	1	1
>	-20.0dB		OCICCI			0	0	1	0	1	0	0	0				
	-20.5dB	-				0	0	1	0	1	0	0	1				
	-21.0dB					0	0	1	0	1	0	1	0				
	-21.5dB	-				0	0	1	0	1	0	1	1				
	-22.0dB	-				0	0	1	0	1	1	0	0				
	-22.5dB					0	0	1	0	1	1	0	1				
	-23.0dB					0	0	1	0	1	1	1	0				
	-23.5dB					0	0	1	0	1	1	1	1				
	-24.0dB					0	0	1	1	0	0	0	0				
	-24.5dB					0	0	1	1	0	0	0	1				
	-25.0dB					0	0	1	1	0	0	1	0				
	-25.5dB					0	0	1	1	0	0	1	1				
	-26.0dB					0	0	1	1	0	1	0	0				
	-26.5dB					0	0	1	1	0	1	0	1				
	-27.0dB					0	0	1	1	0	1	1	0				
	-27.5dB					0	0	1	1	0	1	1	1				
	-28.0dB					0	0	1	1	1	0	0	0				
	-28.5dB					0	0	1	1	1	0	0	1				
	-29.0dB					0	0	1	1	1	0	1	0				
	-29.5dB					0	0	1	1	1	0	1	1				
	-30.0dB					0	0	1	1	1	1	0	0				
	-30.5dB	1				0	0	1	1	1	1	0	1				
	-31.0dB	1				0	0	1	1	1	1	1	0				

	Address No.3 Setting	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	-31.5dB					0	0	1	1	1	1	1	1				
	-32.0dB					0	1	0	0	0	0	0	0				
	-32.5dB	_				0	1	0	0	0	0	0	1				
	-33.0dB					0	1	0	0	0	0	1	0	-			
	-33.5dB					0	1	0	0	0	0	1	1				
	-34.0dB					0	1	0	0	0	1	0	0				
	-34.5dB	_				0	1	0	0	0	1	0	1				
	-35.0dB					0	1	0	0	0	1	1	0	-			
	-35.5dB					0	1	0	0	0	1	1	1	-			
	-36.0dB					0	1	0	0	1	0	0	0	-			
	-36.5dB	_				0	1	0	0	1	0	0	1				
	-37.0dB	-				0	1	0	0	1	0	1	0	-			
	-37.5dB					0	1	0	0	1	0	1	1	-			
	-38.0dB					0	1	0	0	1	1	0	0				
	-38.5dB					0	1	0	0	1	1	0	1				
	-39.0dB]				0	1	0	0	1	1	1	0				
	-39.5dB					0	1	0	0	1	1	1	1				
	-40.0dB					0	1	0	1	0	0	0	0				
	-40.5dB					0	1	0	1	0	0	0	1				
	-41.0dB					0	1	0	1	0	0	1	0				
	-41.5dB					0	1	0	1	0	0	1	1				
	-42.0dB					0	1	0	1	0	1	0	0				
Ð	-42.5dB		Volume			0	1	0	1	0	1	0	1				
Volume	-43.0dB		Channe		0	0	1	0	1	0	1	1	0	0	Chip	1	1
20	-43.5dB		Select			0	1	0	1	0	1	1	1		Select		
	-44.0dB					0	1	0	1	1	0	0	0				
	-44.5dB					0	1	0	1	1	0	0	1				
	-45.0dB					0	1	0	1	1	0	1	0				
	-45.5dB					0	1	0	1	1	0	1	1				
	-46.0dB					0	1	0	1	1	1	0	0				
	-46.5dB					0	1	0	1	1	1	0	1				
	-47.0dB					0	1	0	1	1	1	1	0	-			
	-47.5dB					0	1	0	1	1	1	1	1	-			
	-48.0dB					0	1	1	0	0	0	0	0	-			
	-48.5dB					0	1	1	0	0	0	0	1	-			
	-49.0dB					0	1	1	0	0	0	1	0	-			
	-49.5dB	1				0	1	1	0	0	0	1	1	1			
	-50.0dB	1				0	1	1	0	0	1	0	0	1			
	-50.5dB	1				0	1	1	0	0	1	0	1	1			
	-51.0dB	1				0	1	1	0	0	1	1	0	1			
	-51.5dB	1				0	1	1	0	0	1	1	1				
	-52.0dB	1				0	1	1	0	1	0	0	0	1			
	-52.5dB	1				0	1	1	0	1	0	0	1	1			
	-53.0dB	1				0	1	1	0	1	0	1	0	1			
	-53.5dB	1				0	1	1	0	1	0	1	1	1			
	-54.0dB	1				0	1	1	0	1	1	0	0	1			
	-54.5dB	1				0	1	1	0	1	1	0	1	1			

	Address No.3 Setting	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	-55.0dB					0	1	1	0	1	1	1	0				
	-55.5dB					0	1	1	0	1	1	1	1				
	-56.0dB					0	1	1	1	0	0	0	0				
	-56.5dB					0	1	1	1	0	0	0	1				
	-57.0dB					0	1	1	1	0	0	1	0				
	-57.5dB					0	1	1	1	0	0	1	1				
	-58.0dB					0	1	1	1	0	1	0	0				
	-58.5dB					0	1	1	1	0	1	0	1				
	-59.0dB					0	1	1	1	0	1	1	0				
	-59.5dB					0	1	1	1	0	1	1	1				
	-60.0dB					0	1	1	1	1	0	0	0				
	-60.5dB					0	1	1	1	1	0	0	1				
	-61.0dB					0	1	1	1	1	0	1	0				
	-61.5dB					0	1	1	1	1	0	1	1				
	-62.0dB					0	1	1	1	1	1	0	0				
	-62.5dB					0	1	1	1	1	1	0	1				
	-63.0dB					0	1	1	1	1	1	1	0				
	-63.5dB					0	1	1	1	1	1	1	1				
	-64.0dB					1	0	0	0	0	0	0	0				
	-64.5dB					1	0	0	0	0	0	0	1				
	-65.0dB					1	0	0	0	0	0	1	0				
	-65.5dB					1	0	0	0	0	0	1	1				
Ð	-66.0dB	,	Volume	`		1	0	0	0	0	1	0	0				
Volume	-66.5dB		Channe		0	1	0	0	0	0	1	0	1	0	Chip Select	1	1
Ş	-67.0dB		Select			1	0	0	0	0	1	1	0		Select		
	-67.5dB					1	0	0	0	0	1	1	1				
	-68.0dB					1	0	0	0	1	0	0	0				
	-68.5dB					1	0	0	0	1	0	0	1				
	-69.0dB					1	0	0	0	1	0	1	0				
	-69.5dB					1	0	0	0	1	0	1	1				
	-70.0dB					1	0	0	0	1	1	0	0				
	-70.5dB					1	0	0	0	1	1	0	1				
	-71.0dB					1	0	0	0	1	1	1	0				
	-71.5dB					1	0	0	0	1	1	1	1				
	-72.0dB					1	0	0	1	0	0	0	0				
	-72.5dB					1	0	0	1	0	0	0	1				
	-73.0dB					1	0	0	1	0	0	1	0				
	-73.5dB					1	0	0	1	0	0	1	1				
	-74.0dB					1	0	0	1	0	1	0	0				
	-74.5dB					1	0	0	1	0	1	0	1				
	-75.0dB	1				1	0	0	1	0	1	1	0	1			
	-75.5dB	1				1	0	0	1	0	1	1	1				
	-76.0dB	1				1	0	0	1	1	0	0	0	1			
	-76.5dB	1				1	0	0	1	1	0	0	1	1			
	-77.0dB	1				1	0	0	1	1	0	1	0				
	-77.5dB]				1	0	0	1	1	0	1	1				
	-78.0dB					1	0	0	1	1	1	0	0				

-	Address No.3 Setting	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	-78.5dB	2.10	5.1	210	512	1	0	0	1	1	1	0	1			2,	
	-79.0dB					1	0	0	1	1	1	1	0	1			
	-79.5dB	-				1	0	0	1	1	1	1	1	-			
	-80.0dB	-				1	0	1	0	0	0	0	0				
	-80.5dB					1	0	1	0	0	0	0	1				
	-81.0dB					1	0	1	0	0	0	1	0	-			
	-81.5dB					1	0	1	0	0	0	1	1				
	-82.0dB					1	0	1	0	0	1	0	0				
	-82.5dB					1	0	1	0	0	1	0	1				
	-83.0dB					1	0	1	0	0	1	1	0				
	-83.5dB					1	0	1	0	0	1	1	1				
	-84.0dB					1	0	1	0	1	0	0	0				
	-84.5dB					1	0	1	0	1	0	0	1	_			
	-85.0dB	-				1	0	1	0	1	0	1	0	-			
	-85.5dB	-				1	0	1	0	1	0	1	1	-			
	-86.0dB					1	0	1	0	1	1	0	0	-			
	-86.5dB					1	0	1	0	1	1	0	1	-			
	-87.0dB					1	0	1	0	1	1	1	0	-			
Volume	-87.5dB		Volume Channe		0	1	0	1	0	1	1	1	1	0	Chip	1	1
Voli	-88.0dB		Select		•	1	0	1	1	0	0	0	0	Ŭ	Select		
	-88.5dB	-				1	0	1	1	0	0	0	1	-			
	-89.0dB	-				1	0	1	1	0	0	1	0	-			
	-89.5dB	-				1	0	1	1	0	0	1	1	-			
	-90.0dB	-				1	0	1	1	0	1	0	0	=			
	-90.5dB	-				1	0	1	1	0	1	0	1	=			
	-91.0dB	-				1	0	1	1	0	1	1	0	-			
	-91.5dB	-				1	0	1	1	0	1	1	1	-			
	-92.0dB	-				1	0	1	1	1	0	0	0	-			
	-92.5dB	-				1	0	1	1	1	0	0	1	-			
	-93.0dB					1	0	1	1	1	0	1	0	-			
	-93.5dB					1	0	1	1	1	0	1	1				
	-94.0dB					1	0	1	1	1	1	0	0				
	-94.5dB					1	0	1	1	1	1	0	1	-			
	-95.0dB					1	0	1	1	1	1	1	0	-			
						1	0	1	1	1	1	1	1	-			
	Prohibition					:	:	:	:	:	:	:	:				
						•	•	•	•	•	•	•	•	-			
						1	1	1	1	1	1	1	1				

Select Address No.4 Setting Table XON/OFF of each MSEL is reflected by Address No. 2 mode selector

Fur	nction & Setting	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
HPOUT SEL	MUTE		0	MSEL													
	FRONT		1	FRONT	MSEL C,SW												
MSEL FRONT	OFF			0		MSEL SUR											
MS FRO	ON			1			MSEL SURB										
MSEL C,SW	OFF				0			SB SELECT									
MS C,0	ON				1				SUB MUTE						Chin		
MSEL SUR	OFF	0				0				0	0	0	0	0	Chip Select	1	1
SL SL	ON		HPOUT SEL			1											
MSEL SURB	OFF		OLL	MSEL			0										
MS SU	ON			FRONT	MSEL		1										
SB Select	SURB				C,SW	MSEL		0									
Sel	FRONT					SUR	MSEL	1									
SUB MUTE	OFF						SURB	SB	0								
אח sר	ON							SELECT	1								

1	tion & Setting	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
tor	MAIN	0	0														
Mode Selector REC	SUB1	0	1	Mo	ode												
de S RE	SUB2	1	0	Sele	ector JB												
Mc	MULTI	1	1						V	olume	n						
tor	MAIN			0	0				v	olume	2						
Mode Selector SUB	SUB1			0	1												
ode S Sl	SUB2	_		1	0												
We	MULTI			1	1												
	MUTE							1	1	1	1	1	1				
								1	1	1	1	1	0				
	Prohibition							÷	÷	:	:	1					
						1		0	0	0	1	1	1	1	Chip	1	0
	+6.0dB					1	1	0	0	0	1	1	0	I	Select	I	0
	+5.0dB		ode ector				ľ	0	0	0	1	0	1				
	+4.0dB	RI	EC					0	0	0	1	0	0				
Volume2	+3.0dB							0	0	0	0	1	1				
/olu	+2.0dB							0	0	0	0	1	0				
	+1.0dB							0	0	0	0	0	1				
	+0.0dB						0	0	0	0	0	0	0				
	-1.0dB							0	0	0	0	0	1				
	-2.0dB							0	0	0	0	1	0				
	-3.0dB							0	0	0	0	1	1				
	-4.0dB							0	0	0	1	0	0				
	-5.0dB							0	0	0	1	0	1				

	tion & Setting	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	-6.0dB		1					0	0	0	1	1	0				
	-7.0dB							0	0	0	1	1	1				
	-8.0dB							0	0	1	0	0	0				
	-9.0dB							0	0	1	0	0	1				
	-10.0dB							0	0	1	0	1	0				
	-11.0dB							0	0	1	0	1	1				
	-12.0dB							0	0	1	1	0	0				
	-13.0dB							0	0	1	1	0	1				
	-14.0dB							0	0	1	1	1	0				
	-15.0dB							0	0	1	1	1	1				
	-16.0dB							0	1	0	0	0	0	_			
	-18.0dB							0	1	0	0	0	1				
	-20.0dB							0	1	0	0	1	0				
	-22.0dB							0	1	0	0	1	1				
	-24.0dB							0	1	0	1	0	0				
	-26.0dB						0	0	1	0	1	0	1				
ne2	-28.0dB		ode	Mo			0	0	1	0	1	1	0		Chip		•
Volume2	-30.0dB	RE	ector EC	Sele SL		1		0	1	0	1	1	1	1	Select	1	0
>	-32.0dB		-					0	1	1	0	0	0	-			
	-34.0dB							0	1	1	0	0	1	-			
	-36.0dB							0	1	1	0	1	0				
	-38.0dB							0	1	1	0	1	1				
	-40.0dB							0	1	1	1	0	0				
	-42.0dB							0	1	1	1	0	1				
	-44.0dB							0	1	1	1	1	0				
	-46.0dB							0	1	1	1	1	1	_			
	-48.0dB							1	0	0	0	0	0				
	-50.0dB							1	0	0	0	0	1	_			
	-52.0dB							1	0	0	0	1	0				
	-54.0dB							1	0	0	0	1	1				
	-56.0dB							1	0	0	1	0	0				
								1	0	0	1	0	1				
	Prohibition						:	÷	:	÷	÷	÷	÷				
							1	1	1	1	1	1	1				

Select	Address No.7 Se	etting I	able	1							1						
Func	ction & Setting	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
	11msec	0	0	0													
	5msec	0	0	1													
me	7msec	0	1	0													
→B ng-ti	14msec	0	1	1		В→А											
A→B switching-time	3msec	1	0	0	swit	tching-	time										
swi	2msec	1	0	1													
	Prohibition	1	1	0													
	Trombillon	1	1	1				Base									
	11msec				0	0	0	Clock			Sustam						
	5msec				0	0	1	_			System Reset						
me	7msec				0	1	0	_	0	0		0	0	1	Chip	1	1
B→A ching-ti	14msec				0	1	1	-	Ũ	U		Ū	Ŭ		Select	•	
B→A switching-time	3msec				1	0	0	-									
SW	2msec				1	0	1	-									
	Prohibition		A→B		1	1	0	-									
	Trombillon	swit	tching-	time	1	1	1										
Base Clock	x1							0									
CIC	×1/2					B→A		1									
System Reset	Normal				swit	tching-	time	Base			0						
Sys Re	Reset							Clock			1						

: Initial condition

Select Address No.7, Data = D15-D13 : Below A \rightarrow B switching time is adjustable. Select Address No.7, Data = D12-D10 : Below B \rightarrow A switching time is adjustable.

%Switching time over 11.2msec is recommended for both $A \rightarrow B$ and $B \rightarrow A$. %Set to same switching time for both $A \rightarrow B$, $B \rightarrow A$ is recommended if the switching times need to be changed.



Figure 11. Micro step volume switching time

If the base clock is set to x1/2, the switching time will be doubled.

Micro step volume circuit

- 1. Micro step volume technology.
- 1-1. Micro step volume effects.

Micro step volume is ROHM original switching pop noise prevention technology. The audible signal is discontinuous during the gain switching instantly which cause the noise to occur. This micro step volume will prevent this discontinuous signal by completing the signal waveform and will significantly reduce the noise.





This micro step volume will start the switching when received the signal sent from the micon.

At any constant time, the switching waveform is shown as above figure. This IC will optimally operates by internally processes the data sent from the micon to prevent the switching shock.

However, sometimes the switching waveform is not like the intended form depends on the transmission timing. Therefore, below is the example of the relationship between the transmission timing and actual switching time. Please consider this relationship for the setting.

1-2. Micro step volume application target block

• Micro step volume application target blocks are 7.1ch volume and SUB volume.

- 2. About data transmission of Micro step volume circuit
 - 2-1. Switching time of Micro step volume

This switching time includes [Wait time], [A \rightarrow B switching time] and [B \rightarrow A switching time]. Every switching time needs around 25msec. (Tsoft = Twait + 2 * Tsft, Twait=2.3msec, Tsft=11.2msec)

Please take note that Twait is wait time for starting switching and the setting is 2.3msec. (Twait considers the internal IC tolerance, therefore this time need to be set within 1.3msec (Min.) to 4.6msec (Max.).



Figure 13. [$A \rightarrow B$ switching time] and [$B \rightarrow A$ switching time]

In addition, base clock can change the frequency using the internal oscillation device. For example, when base clock x1/2 is selected, [Wait time], [A \rightarrow B switching time] and [B \rightarrow A switching time] are doubled.

2-2. Same block data transmission timing and switching operation.

■ Transmission example 1

The time chart from data transmission to switching start time is shown as below. At first, below figure shows transmitted data with the same block which is separated with enough interval. This enough interval refers to the tolerance margin time of Tsoft multiplied by 1.4.

Serial data			
	(FL 0dB)	(FL -∞dB)	
		★ Tsoft * 1.4 msec	•
	,		
	·	$W A \to B B \to A$	$W \qquad A \to B \qquad B \to A$
Switching time			
		FL output	

Transmission example 2

Next, below figure shows the example of when the transmission interval is not enough (smaller than above interval). When the data transmitted during the first operation of the switching, the second data transmission will continue after complete the first operation. In this case, there is no wait time (Twait) before the second transmission.



Transmission example 3

Next is the example for switching operation with smaller data transmission interval.



Data (2) is the data during the A \rightarrow B operation, so this data is valid, and then during B \rightarrow A operation, data (1) promptly switches to data(2).

Data ③ and data ④ are data during B \rightarrow A operation, therefore these data are valid for the next switching, but data ③ got overwritten by data ④ so data ③ will become invalid. Only data ④ is valid. There is no regulation on the transmission timing.

For data transmission to multi-channels, there is a caution. <u>The combination of Lch and Rch for same block will make the</u> <u>switching is possible to change at same timing.</u> When the setting is data ① for FL (Lch) and data ② for FR (Rch), same switching timing is possible if the data transmission is set as below figure.



Figure 14. The operation during multi-channels (Lch, Rch) data transmission (smaller than Twait interval).

Next, when data (2) is not transmitted during the Twait, the switching operation is as following figure.

	FL	٩	FR							
Serial data		2								
	•	>	$T_{2-1} > T_{wait}$							_
Switching time	e	w	$A \rightarrow B$		$B\toA$		$A \rightarrow B$		$B \rightarrow A$	
Output Fl	Initial	_γ	Initial \rightarrow (1)		1					
		/ \		/ \						
Output FF	R Initial					X	Initial $\rightarrow (2)$	X	2	

Figure 15. The operation during multi-channels (Lch, Rch) data transmission (larger than Twait interval).

2-3. Multi-blocks data transmission timing and switching operation.

In case of the data is transmitted to the multi-blocks, the processing is performed to each sequence which is defined by the IC internally.

This sequence determines the Micro step volume starting order operation.

Transmission example 1

In case of multi-channels operates as transmission order (during 3 channels transmission).



There is no constraint for the data transmission timing, however the timing of switching start becomes to switching after the current timing is ended.

Please take note that, the timing of switching start is not depending on data setting order but only based on the regulated order by Figure 16. (Transmission example 2)



Figure 16. Volume switching stage

X Blocks in the same stage is possible to start the switching at the same timing.

■Transmission example 2

In case of the transmission order is different with actual switching order.

Serial data _		列:①FL -6dB ②FL -20dB ③SL -6dB ④SW -6dB		
	FL Switching tir	me SW Switch time	SL Switching time	FL Switching time
Switching time	$W A \to B$	$B \to A \qquad A \to B \qquad B \to A$	$A \to B \qquad B \to A$	$A \to B \qquad B \to A$
Output FL	Initial \checkmark Initial \rightarrow (1)	1		$\left \begin{array}{c} (1) \rightarrow (2) \end{array} \right = \left \begin{array}{c} (2) \end{array} \right $
Output SW	Initial	$\left< \text{Initial} \rightarrow \textcircled{4} \right>$	4	
- Output SL -	Initial		$\left< \text{Initial} \rightarrow \bigcirc \right>$	3

During FL switching, in case of FL/SW/SL continuously received, SW and SL switching are the priority. If you want the switching starts as the data transmission order, please transmit the next data after current switching is ended.

Transmission example 3

For same data transmission, the IC will internally judge that there is no difference with the current data setting and therefore gain switching operation will not start.

Continuing the same data transmission and transmit the other block data.

Serial data					
	(FL 0dB)		(FL 0dB)	(SW 0dB)	
			same data		
		FL Switching time ←			SW Switching time
Switching time	Ň	$W \qquad A \to B \qquad B \to A$,	$A \to B \qquad B \to A$

2-4. How to reduce pop noise

Pop noise level is different base on the Micro step internal state A and B output DC offset difference. To reduce the pop noise level, set for longer switching time might solve this problem. Change the setting for $[A \rightarrow B$ switching time] and $[B \rightarrow A$ switching time], and confirm pop the noise level. At this time, if $[A \rightarrow B$ switching time] and $[A \rightarrow B$ switching time] setting is different, the pop noise reduction effect will decrease. Therefore, it is recommended to set these switching with same time.

Application Circuit Diagram



Figure 17. Application Circuit Diagram

Notes on wiring

① GND has to be wired from reference point and it should be thick.

② Wiring pattern of CL and DA shall be away from the analog unit and cross-talk is not acceptable.

③ If possible, lines of CL and DA are not parallel. If they are adjacent to each other, the lines should be shielded.

④ Please concentrate on wiring pattern of the input terminal for input selector to the crosstalk.

It is recommended that it is shielded during wiring period.

(5) Please connect the decoupling capacitor of the power supply in the shortest distance as much as possible to VCC, GND and VEE.

Power Dissipation

Thermal design for the IC

Temperature has great influence to the IC characteristics, and exceeding the absolute maximum ratings may degrade and damage the IC. A proper consideration must be given from two points, immediate damage and long-term reliability of operation.



Figure 18. Temperature Derating Curve

Note) Values mentioned above are based on actual measurement, and not guaranteed.

Power dissipation value varies depending to the board on which the IC is mounted.

I/O equivalence circuit(s)

Terminal Number	Terminal Name	Terminal Voltage (V)	Equivalent Circuit	Terminal Description
18~23 28 33 46 55 58~63	GND	0		Analog ground terminals.
3 5 7	VCC VEE1 VEE2	+7 -7		Positive power supply terminal Negative power supply terminal
4	DGND	0		Digital ground terminal.
1 2 64	DA CL CHIP	-		Input terminals for a clock and data.
8 9 10 11 12 13 14 15 56 57	OUTFRL OUTFL OUTSW OUTC OUTSR OUTSL OUTSBR OUTSBL ADCL ADCR	0	Vcc T Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vc	Output terminals for analog sound signal.
24 25 26 27	SUBL SUBR RECL RECR	0	Vcc Vcc Vcc Vcc Vcc Vcc Vcc Vcc	Output terminals for analog sound signal. (SUB/REC)

Terminal Number	Terminal Name	Terminal Voltage (V)	Equivalent Circuit	Terminal Description
30 29 32 31 35 34 37 36 39 38 41 40 43 42 45 44	INR8 INL8 INR7 INL7 INR6 INL6 INR5 INL5 INL5 INR4 INL3 INL3 INL2 INL2 INL1	0	Vcc Vee Vee Vee	Input terminals for stereo sound signal. Input impedance is 47kΩ(Typ.).
48 47 50 49 51 52 54 53	SBRIN SBLIN SRIN SLIN CIN SWIN FRIN FLIN	0		Input terminals for an analog multi sound signal. Input impedance is 47kΩ(Typ.).
16 17	OUTHPR OUTHPL	0	Vcc	Output terminal for FRONT pre-output. The impedance of output switch is 0.8kΩ(typ.).

Operational Notes

1. Reverse Connection of Power Supply

Connecting the power supply in reverse polarity can damage the IC. Take precautions against reverse polarity when connecting the power supply, such as mounting an external diode between the power supply and the IC's power supply terminals.

2. Power Supply Lines

Design the PCB layout pattern to provide low impedance supply lines. Separate the ground and supply lines of the digital and analog blocks to prevent noise in the ground and supply lines of the digital block from affecting the analog block. Furthermore, connect a capacitor to ground at all power supply pins. Consider the effect of temperature and aging on the capacitance value when using electrolytic capacitors.

3. Vee Voltage

Ensure that no pins are at a voltage below that of the VEE pin at any time, even during transient condition.

4. Ground Wiring Pattern

GND pins which are digital ground(4pin) and analog ground(18-23,28,33,46,55,58-63pin) are not connected inside LSI. These ground pins traces should be routed separately but connected to a single ground at the reference point of the application board. Also ensure that the ground traces of external components do not cause variations on the ground voltage. The ground lines must be as short and thick as possible to reduce line impedance.

5. Thermal Consideration

Should by any chance the power dissipation rating be exceeded the rise in temperature of the chip may result in deterioration of the properties of the chip. The absolute maximum rating of the Pd stated in this specification is when the IC is mounted on a 70mm x 70mm x 1.6mm glass epoxy board. In case of exceeding this absolute maximum rating, increase the board size and copper area to prevent exceeding the Pd rating.

6. Recommended Operating Conditions

These conditions represent a range within which the expected characteristics of the IC can be approximately obtained. The electrical characteristics are guaranteed under the conditions of each parameter.

7. Rush Current

When power is first supplied to the IC, it is possible that the internal logic may be unstable and inrush current may flow instantaneously due to the internal powering sequence and delays, especially if the IC has more than one power supply. Therefore, give special consideration to power coupling capacitance, power wiring, width of ground wiring, and routing of connections.

8. Operation Under Strong Electromagnetic Field

Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.

9. Testing on Application Boards

When testing the IC on an application board, connecting a capacitor directly to IC pin may subject the IC to stress. Always discharge capacitors completely after each process or step. The IC's power supply should always be turned off completely before connecting or removing it from the test setup during the inspection process. To prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and storage.

10. Inter-pin Short and Mounting Errors

Ensure that the direction and position are correct when mounting the IC on the PCB. Incorrect mounting may result in damaging the IC. Avoid nearby pins being shorted to each other especially to ground, power supply and output pin. Inter-pin shorts could be due to many reasons such as metal particles, water droplets (in very humid environment) and unintentional solder bridge deposited in between pins during assembly to name a few.

11. Unused Input Terminals

Because the input impedance of the terminal becomes $47k\Omega$ when the signal input terminal makes a terminal open, the plunge noise from outside sometimes becomes a problem. Please connect the no using input pin to GND. And please open the no using output pin.

Operational Notes – continued 1

12. Regarding the Input Pin of the IC

This monolithic IC contains P+ isolation and P substrate layers between adjacent elements in order to keep them isolated. P-N junctions are formed at the intersection of the P layers with the N layers of other elements, creating a parasitic diode or transistor. For example (refer to figure below):

When Vee > Pin A and Vee > Pin B, the P-N junction operates as a parasitic diode. When Vee > Pin B, the P-N junction operates as a parasitic transistor.

Parasitic diodes inevitably occur in the structure of the IC. The operation of parasitic diodes can result in mutual interference among circuits, operational faults, or physical damage. Therefore, conditions that cause these diodes to operate, such as applying a voltage lower than the Vee voltage to an input pin (and thus to the P substrate) should be avoided.



Figure 19. Example of monolithic IC structure

13. Ceramic Capacitor

When using a ceramic capacitor, determine the dielectric constant considering the change of capacitance with temperature and the decrease in nominal capacitance due to DC bias and others.

14. About power ON/OFF

1. At power ON/OFF, a pop sound will be generated and, therefore, use MUTE on the set.

2. When turning on power supplies, VEE and VCC should be powered on simultaneously or VEE first; then followed by VCC.(t_{delay} should be VEE=<VCC on power ON, VCC=<VEE on power OFF) If the VCC side is started up first, an excessive current may pass VCC through Vee.

3. This IC include power ON reset circuit. To be effective this function, trise should be more than 20µsec.



Figure 20. Timing sequence of power on/off operation

15. About function switching

When switching Input Selector, Mode selector or Input Gain, use MUTE on Volume.

16. Volume gain switching

In case of the boost of the volume when changing to the high gain which exceeds +20dB especially, the switching pop noise sometimes becomes big. In this case, we recommend changing every 1 dB step without changing a gain at once. Also, the pop noise sometimes can reduce by making micro-step volume switching time long, too.

Operational Notes – continued 2

17. Output load characteristic

The usages of load for output are below (reference). Please use the load more than 10 k Ω (TYP).

Output terminal							
Terminal	Terminal	Terminal	Terminal	Terminal	Terminal	Terminal	Terminal
No.	Name	No.	Name	No.	Name	No.	Name
8	OUTFR	12	OUTSR	25	SUBR	56	ADCL
9	OUTFL	13	OUTSL	24	SUBL	57	ADCR
10	OUTSW	14	OUTSBR	27	RECR	-	-
11	OUTC	15	OUTSBL	26	RECL	-	-



Figure 21. Output load characteristic at Vcc=+7V, Vee=-7V(Reference)

Ordering Information



Marking Diagram(TOP VIEW)





改訂履歴

Date	Revision	変更内容					
31.Mar.2015	001	New Release					

Notice

Precaution on using ROHM Products

1. Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment ^(Note 1), transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

JAPAN	USA	EU	CHINA
CLASSⅢ	CLASSⅢ	CLASS II b	
CLASSⅣ	CLASSII	CLASSⅢ	CLASSII

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
 - [a] Installation of protection circuits or other protective devices to improve system safety
 - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
 - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
 - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
 - [C] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl₂, H₂S, NH₃, SO₂, and NO₂
 - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
 - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
 - [f] Sealing or coating our Products with resin or other coating materials
 - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
 - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Precautions Regarding Application Examples and External Circuits

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- 2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

Precaution for Storage / Transportation

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
 - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
 - [b] the temperature or humidity exceeds those recommended by ROHM
 - [c] the Products are exposed to direct sunshine or condensation
 - [d] the Products are exposed to high Electrostatic
- 2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

Precaution for Product Label

QR code printed on ROHM Products label is for ROHM's internal use only.

Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

Precaution for Foreign Exchange and Foreign Trade act

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

Precaution Regarding Intellectual Property Rights

- All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

Other Precaution

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- 3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- 4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

General Precaution

- 1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in an y way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this docume nt is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sale s representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.